

(12) United States Patent

Ivankovic

US 9,281,813 B2 (10) Patent No.: (45) **Date of Patent:**

*Mar. 8, 2016

(54) HALF BRIDGE FLYBACK AND FORWARD

Applicant: Infineon Technologies Austria AG,

Villach (AT)

(72)Inventor: Mladen Ivankovic, Oakville, CA (US)

(73)Assignee: Infineon Technologies AG, Neubiberg

(*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

This patent is subject to a terminal dis-

claimer.

(21) Appl. No.: 14/150,081

(22)Filed: Jan. 8, 2014

(65)**Prior Publication Data**

> US 2014/0118057 A1 May 1, 2014

Related U.S. Application Data

- (63) Continuation of application No. 13/436,109, filed on Mar. 30, 2012, now Pat. No. 8,653,881, which is a continuation-in-part of application No. 13/362,100, filed on Jan. 31, 2012, now Pat. No. 8,779,841.
- (51) Int. Cl. H03K 17/687 (2006.01)H03K 17/10 (2006.01)(Continued)
- (52) U.S. Cl. CPC H03K 17/687 (2013.01); H02M 1/088 (2013.01); *H02M 3/3353* (2013.01); (Continued)
- (58) Field of Classification Search CPC H03K 17/04123; H03K 17/063; H03K 17/168; H03K 17/687; H03K 17/0822

USPC 327/419, 427–434 See application file for complete search history.

(56)**References Cited**

U.S. PATENT DOCUMENTS

4,385,245 A 5/1983 Ulmer 6,285,235 B1 9/2001 Ichikawa et al. (Continued)

FOREIGN PATENT DOCUMENTS

101635510 A 1/2010 CN CN 201509153 U 6/2010 (Continued)

OTHER PUBLICATIONS


Ilchmann, Bernd, "CoolSET & CoolMOS Ultra Wide Input Range, HV-BIAS Supply for SMPS with ICE2B265 and SPA02N80", Application Note, Mar. 2008, Version 1.1, Infineon Technologies AG, Munich Germany.

Primary Examiner — Diana J Cheng (74) Attorney, Agent, or Firm — Murphy, Bilak & Homiller, PLĹC

ABSTRACT (57)


A circuit includes a transformer having a first winding and a second winding, an input connected to a first terminal of the first winding, a first power transistor and a second power transistor. The first power transistor has a source, a gate, and a drain connected to a second terminal of the first winding. The second power transistor has a source connected to ground, a gate connected to a pulsed voltage drive source and a drain connected to the source of the first power transistor. The gate of the first power transistor is connected to a DC source or the same pulsed voltage drive source as the gate of the second power transistor. The first power transistor actively turns off independent of load current. Other circuit embodiments and corresponding load switching methods are also provided.


11 Claims, 13 Drawing Sheets



US 9,281,813 B2Page 2

(51)	(2	(2006.01) (2006.01) (2006.01) . <i>H03K 17/102</i> (2013.01); <i>H03K 17/7</i> 013.01); <i>H02M 3/335</i> (2013.01); <i>H02I</i> 3538 (2013.01); <i>Y10T 307/50</i> (2015.04)	$M = \frac{2012/0044014}{2012/0139589}$	A1 A1* A1 A1 A1 A1 A1	6/2009 11/2009 12/2009 6/2010 12/2010 2/2012	Sato	
(56)	(56) References Cited		FC	FOREIGN PATENT DOCUMENTS			
U.S. PATENT DOCUMENTS					5052 A1 3685 A1	4/2010 1/2012	
8,222,928 B2 7/2012 Bayerer			w . 11				
2005/0012541 A1 1/2005 Watanabe			* cited by exa	* cited by examiner			








Figure 3




Figure 4




Figure 5




Figure 6





Figure 7



igure 8-





Figure 9








Figure 11





HALF BRIDGE FLYBACK AND FORWARD

PRIORITY CLAIM

The present application is a continuation of previouslyfiled U.S. patent application Ser. No. 13/436,109 filed on Mar. 30, 2012, which in turn is a continuation-in-part of previously-filed U.S. patent application Ser. No. 13/362,100 filed on Jan. 31, 2012, both of said applications incorporated herein by reference in their entirety.

TECHNICAL FIELD

The present application relates to switches, in particular cascode switches.

BACKGROUND

Cascode switches are typically designed with two or more MOSFETs (metal oxide semiconductor field effect transis- 20 tors) or IGBTs (insulated gate bipolar transistors) connected in series. For example in a two transistor cascode switch, one transistor is coupled to the load and the second transistor is coupled in series between the first transistor and ground. The transistors are switched on and off in order to switch the load 25 current as demanded or required. The load voltage is distributed across all of the series connected power transistors included in the cascode switch. For example, two 800V rated MOSFETs may be connected in series for switching a 1000V or greater load.

A prevalent issue with cascode switches is how to drive the high-side MOSFET or IGBT i.e. the transistor coupled closest to the load. In conventional approaches, a high voltage source such as a Zener diode in series with a resistor is used to turn on the high-side transistor, and the load current flowing 35 through the high-side transistor is used to passively turn off the transistor. The low-side transistor i.e. the transistor coupled closest to ground is switched on and off with a pulsed low voltage source. The disadvantage of this approach is that the passive turn off of the high-side transistor is highly dependent on load current, and during turn off of the high-side transistor there is high dissipation on the low-side transistor voltage limiter.

SUMMARY

Disclosed herein are embodiments in which a low voltage source is used to turn on a high-side transistor of a cascode switch. Other embodiments described herein use a local driver stage to actively turn off the high-side transistor of the 50 cascode switch independent of load current. Various ones of these embodiments may be combined with each other as described herein to yield a cascode switch in which a low voltage source is used to turn on the high-side transistor of the switch and the high-side transistor is actively turned off inde- 55 load, a cascode switch coupled to the load and a device for pendent of load current. Further embodiments described herein provide for recovery of a portion of the turn off energy used to turn off of the high-side transistor, avalanche protection and lossless switching.

According to an embodiment of a circuit, the circuit 60 includes a high-side switch, a low-side switch, a diode, a transformer having a primary winding and a secondary windowing, and an input connected to a first terminal of the primary winding. The high-side switch has a source, a gate connected to a drive source and a drain connected to a second 65 terminal of the primary winding. The low-side switch has a source connected to ground, a gate connected to a drive

2

source and a drain connected to the source of the high-side switch. The diode is connected between the gate of the highside switch and the first terminal of the primary winding. The diode forms a current loop with the primary winding and the high-side switch to circulate current when low side switch is off until the high side switch turns off.

According to an embodiment of a method of switching a load, the method includes: driving an input connected to a first terminal of a primary winding of a transformer, the transformer having a secondary winding connected to the load; switching on and off a low-side switch having a drain, a source connected to ground, a gate connected to a drive source; switching on and off a high-side switch having a drain connected to a second terminal of the primary winding, a source connected to the drain of the low-side switch and a gate connected to a drive source; and circulating current in a loop formed by the primary winding, the high-side switch and a diode connected between the gate of the high-side switch and the first terminal of the primary winding when the low-side switch is turned off and the high-side switch is turning off.

According to another embodiment of a circuit, the circuit includes a transformer having a primary winding and a secondary winding, an input connected to a first terminal of the primary winding, a high-side switch having a source, a gate connected to a drive source and a drain connected to a second terminal of the primary winding, and a low-side switch having a source connected to ground, a gate connected to a drive source and a drain connected to the source of the high-side switch. A diode is connected between the gate of the high-side switch and the first terminal of the primary winding. The diode is operable to circulate current in a loop with the primary winding and the high-side switch during turning off of the high-side switch and transfer the current to the secondary winding via a magnetic field in the transformer when the primary winding is disconnected after the high-side switch is turned off.

Those skilled in the art will recognize additional features and advantages upon reading the following detailed description, and upon viewing the accompanying drawings.

BRIEF DESCRIPTION OF THE FIGURES

The elements of the drawings are not necessarily to scale 45 relative to each other. Like reference numerals designate corresponding similar parts. The features of the various illustrated embodiments can be combined unless they exclude each other. Embodiments are depicted in the drawings and are detailed in the description which follows.

FIG. 1 illustrates a block diagram of a circuit including a load and a cascode switch coupled to the load, the cascode switch having a high-side power transistor with a low voltage source input.

FIG. 2 illustrates a block diagram of a circuit including a actively turning off a high-side transistor of the cascode switch independent of load current.

FIG. 3 illustrates a block diagram of a circuit including a load and a cascode switch coupled to the load, the cascode switch having a high-side power transistor and a low-side power transistor coupled to the same low voltage source input.

FIG. 4 illustrates a block diagram of a circuit including a load and a cascode switch coupled to the load, the cascode switch having a high-side power transistor and a low-side power transistor coupled to different low voltage source inputs.

FIG. 5 illustrates a block diagram of a circuit including a load, a cascode switch coupled to the load and an energy recovery device.

FIG. 6 illustrates a block diagram of a circuit including a load, a cascode switch coupled to the load and a bipolar 5 transistor for actively turning off a high-side transistor of the cascode switch independent of load current.

FIG. 7 illustrates a block diagram of a circuit including a load, a cascode switch coupled to the load and bipolar transistors for actively turning off multiple power transistors of ¹⁰ the cascode switch independent of load current.

FIG. 8 illustrates a block diagram of a circuit including a load, a cascode switch coupled to the load and voltage limiting circuitry for the cascode switch.

FIG. 9 illustrates a block diagram of a circuit including a 15 load and a cascode switch coupled to the load and having lossless switching.

FIG. 10 illustrates a block diagram of a half bridge flyback circuit.

FIG. 11 illustrates a block diagram of a half bridge flyback 20 circuit according to another embodiment.

FIG. 12 illustrates a block diagram of a half bridge forward converter circuit.

FIG. 13 illustrates a block diagram of a half bridge forward converter circuit according to another embodiment.

DETAILED DESCRIPTION

FIG. 1 illustrates an embodiment of a cascode switch 100 coupled to a load 110. The load 110 is also connected to an 30 input source 120. The cascode switch 100 switches the load current, and includes a first power transistor 102 coupled to the load 110 and a second power transistor 104 coupled in series with the first power transistor 102 so that the second power transistor 104 is between ground and the first power transistor 102. In one embodiment, the cascoded transistors 102, 104 are power MOSFETs. In another embodiment, the cascoded transistors 102, 104 are IGBTs. In each case, the second power transistor 104 (also referred to herein as the low-side transistor or switch) switches on and off responsive 40 to a pulse low voltage source 130 coupled to the gate of the low-side transistor 104.

The first power transistor 102 (also referred to herein as the high-side transistor or switch) switches on and off responsive to the same pulse source as the second power transistor or a 45 DC source 130 coupled to the gate of the high-side transistor 102. In the first case, both transistors 102, 104 of the cascode switch 100 are driven from the same pulse source e.g. as provided by a control circuit. In the second case, the low-side transistor 104 is driven from the pulse source and the highside transistor 102 is driven from a DC supply voltage e.g. also provided by the control circuit. The second scenario where the high-side transistor 102 is driven from a DC supply voltage may be more favorable for high voltage applications e.g. 1000V and above. In either case, a high voltage source is 55 not used to switch on the high-side transistor 102 according to this embodiment. Instead, low voltage turn on drive is used for both the high-side and low-side transistors 102, 104 of the cascode switch 100.

FIG. 2 illustrates another embodiment of a cascode switch 60 200 coupled to a load 110. The cascode switch 200 has the same series arrangement of power transistors 102, 104 as in FIG. 1, however the high-side transistor 102 is coupled to a local driver stage 202 which actively turns off the high-side transistor 102 independent of load current. The high-side and 65 low-side power transistors 102, 104 can each have a low voltage input source 130 as described above with reference to

4

FIG. 1, or alternatively the high-side transistor 102 instead may have a high voltage input source. The high-side transistor 102 is actively switched off independent of load current via the local driver stage 202. The embodiments illustrated in FIGS. 1 and 2 may be combined to yield a cascode switch in which a low voltage source is used to turn on the high-side transistor 102 and the high-side transistor 102 is also actively turned off independent of load current.

FIG. 3 illustrates an embodiment of a cascode switch 300 coupled to a load. The load is transformer according to this embodiment, having a primary winding (P1) and a secondary winding (S1). The primary winding P1 is connected to an input source V2 and the secondary winding S1 is connected to a load represented by voltage V3 via a rectifier diode D3. The cascode switch 300 includes a high-side MOSFET Q2 coupled to the primary winding P1 and a low-side MOSFET Q1 coupled in series between ground and the high-side MOS-FET Q1. According to this embodiment, the gate of the lowside MOSFET Q1 is coupled to a pulse low voltage source V1 via a resistor R1. The gate of the high-side MOSFET O2 is coupled to the same pulse low voltage source V1 as the low-side MOSFET Q1, via a resistor R2 and a rectifier diode D4. The cathode of rectifier diode D4 is connected to resistor R2 and the anode is connected to pulse source V1. Power 25 transistors Q1 and Q2 of the cascode switch 300 are driven from the same low voltage pulse source V1 according to this embodiment.

The cascode switch 300 shown in FIG. 3 further includes a diode D2 which functions as a voltage limiter for maintaining the gate-to-source voltage (Vgs) of the high-side MOSFET Q2 below a safe level e.g. 20V. Usually the amplitude of the pulse low voltage source V1 is lower than this safe level (20V in this example) and therefore voltage limiter diode D2 is provided as a safety measure. The gate of the high-side MOSFET Q2 is also coupled to the anode of rectifier diode D5, the cathode of which is connected to the cathode of transient voltage suppression (TVS) diode D1. The anode of TVS diode D1 is connected to ground. TVS diode D1 functions as a high voltage Zener diode.

During turn on of the cascode switch 300, pulse source V1 turns on low-side MOSFET Q1 and rectifier diode D4 begins to conduct. In the conducting state rectifier diode D4 charges the input capacitance of high-side MOSFET Q2 through resistor R2, turning on high-side MOSFET Q2.

During turn off of the cascode switch 300, pulse source V1 turns off low-side MOSFET Q1 which in turn causes the drain-to-source voltage (Vds) of Q1 to begin rising. When Vds of MOSFET Q1 reaches a threshold voltage of TVS diode D1, rectifier diode D5 begins to conduct and load current shifts from the low-side MOSFET Q1 to TVS diode D1. Load current goes through the gate-to-source capacitor Cgs of the high-side MOSFET Q2, discharging Cgs. The high-side MOSFET Q2 turns off when Cgs is discharged. As such, turn off of the high-side MOSFET Q2 depends on the load current according to this embodiment. When Vgs reaches –Vf (forward voltage) of voltage limiter diode D2, current shifts from Cgs to diode D2. Current flows through voltage limiter diode D2 until the high-side MOSFET Q2 completely turns off.

FIG. 4 illustrates an embodiment of a cascode switch 400 which is similar to the embodiment shown in FIG. 3, however the low-side MOSFET Q2 is driven from the pulse source V1 and high-side MOSFET Q1 is driven from a DC source V4. The embodiment shown in FIG. 4 may be more favorable for high voltage applications e.g. 1000V and above.

Described next are additional embodiments of a cascode switch. For ease of illustration, the high-side and low-side

transistors of the cascode switch are shown connected to the same low voltage pulse source in each of these embodiments. However, the high-side and low-side transistors can be connected to different input sources as described above.

FIG. 5 illustrates an embodiment of a cascode switch 500 swhich is similar to the embodiment shown in FIG. 3, however the cathode of rectifier diode D5 is coupled to an energy recovery circuit 510 instead of a TVS diode. The energy recovery circuit 510 includes capacitors C1 and C2, and rectifier diodes D1, D10 and D11. The energy recovery circuit 510 stores energy from the load during switching off of the cascode power transistors Q1 and Q2, and reuses the stored energy to power the load during a subsequent switching cycle of the power transistors Q1 and Q2. The circuit shown in FIG. 5 also has a full wave rectifier 520 including diodes D6, D7, 15 D8 and D9 for rectifying AC input source V2 toward the load.

During turn on of the cascode switch 500, pulse source V1 turns on the low-side MOSFET Q1 and rectifier diode D4 begins to conduct, charging the input capacitance of the high-side MOSFET Q2 through resistor R2. The high-side MOS- 200 FET Q2 turns on in response. Voltage limiter diode D2 maintains Vgs of the high-side MOSFET Q2 below a safe level as previously described herein.

During turn off of the cascode switch 500, pulse source V1 turns off the low-side MOSFET Q1 and Vds of Q1 corre- 25 spondingly begins to rise. When Vds of the low-side MOS-FET Q1 reaches half of the bus voltage (i.e. half of the voltage across C1, D10, C2 or in other words the rectified input voltage), rectifier diode D5 begins to conduct and load current shifts from the low-side MOSFET Q1 to the input capacitor 30 C1 of the energy recovery circuit 510. Load current also goes through Cgs of the high-side MOSFET Q2. When Cgs of the high-side MOSFET Q2 is discharged responsive to the load current, the high-side MOSFET Q2 turns off. When Vgs of the high-side MOSFET Q2 reaches -Vf of the voltage limiter 35 diode D2, current shifts from Cgs to the voltage limiter diode D2. Current flows through diode D2 until the high-side MOS-FET Q2 completely turns off. Instead of dissipating energy on a TVS diode as is done with the embodiments illustrated in FIGS. 3 and 4, the energy is contained in capacitor C1 of the 40 energy recovery circuit 510 and reused in the next switching cycle of the cascode switch 500 to improve efficiency. Diodes D1, D10, D11 together with capacitors C1 and C2 form a passive factor correction circuit which recovers part of the switching energy.

FIG. 6 illustrates another embodiment of a cascode switch 600 which is similar to the embodiment shown in FIG. 3, however an additional device is provided which is coupled to the gate of the high-side MOSFET Q2 and actively turns off the high-side MOSFET Q2 independent of load current. 50 According to this embodiment, the device is a bipolar junction transistor (BJT) Q3 having a base coupled to a node between the cathode of rectifier diode D4 and the anode of rectifier diode D2, an emitter coupled to the gate of the high-side MOSFET Q2 at a node between the cathode of rectifier 55 diode D2 and resistor R2 and a collector coupled to a node between the series connection of the high-side and low-side MOSFETs Q1 and Q2. A resistor R3 is coupled between the base and collector of BJT Q3.

During turn on of the cascode switch 600, pulse source V1 60 turns on the low-side MOSFET Q1 and rectifier diodes D2 and D4 begin to conduct and charge the input capacitance of the high-side MOSFET Q2 through resistor R2. The high-side MOSFET Q2 turns on in response. BJT Q3 is off because the base-emitter voltage (Vbe) of Q3 is negative. 65

During turn off of the cascode switch $60\overline{0}$, pulse source V1 turns off the low-side MOSFET Q1 and Vds of Q1 begins to

6

rise. This in turn causes diodes D2 and D4 to become reverse biased and BJT transistor Q3 to conduct and discharge Cgs of the high-side MOSFET Q2, turning off Q2. The voltage on both MOSFETs Q1 and Q2 rises simultaneously. The turn off time of the high-side MOSFET Q2 does not depend on the load current according to this embodiment, meaning that there may still be a slight dependence of the turn off time on load current e.g. as in the case of a single MOSFET. The circuit topology does not result in any additional dependency of turn off time on load current.

FIG. 7 illustrates an embodiment of a cascode switch 700 which is similar to the embodiment shown in FIG. 6, however an additional power transistor Q4 is coupled in series with the first and second power transistors Q1 and Q2 so that a voltage applied to the load is distributed across all of the series connected power transistors. An additional BJT Q5 is also provided in the same configuration as BJT Q3 for actively turning off power transistor Q4 independent of the load current. In more detail, BJT Q5 has a base coupled to a node between the cathode of rectifier diode D1, an emitter coupled to the gate of power transistor Q4 at a node between the cathode of rectifier diode D1 and resistor R4 and a collector coupled to a node between the series connection of power transistors Q4 and Q2. Resistor R5 is coupled between the base and collector of BJT Q5.

During turn on of the cascode switch 700, pulse source V1 turns on MOSFET Q1 and rectifier diodes D5 and D2 begin to conduct and charge the input capacitance of power transistor Q2 through resistor R2. Transistor Q2 turns on in response. BJT transistor Q3 is off because the Vbe of Q3 is negative. Rectifier diodes D4 and D1 also begin to conduct and charge the input capacitance of power transistor Q4 through resistor R4, and Q4 turns on in response. BJT transistor Q5 is also off because the Vbe of Q5 is negative.

During turn off of the cascode switch 700, pulse source V1 turns off MOSFET Q1 and Vds of Q1 starts to rise. This in turn causes rectifier diodes D2 and D5 to become reverse biased, and BJT transistor Q3 to conduct and discharge the Cgs of MOSFET Q2. Transistor Q2 turns off in response. Similarly, rectifier diodes D1 and D4 become reverse biased and BJT transistor Q5 conducts and discharges the Cgs of MOSFET Q4, and Q4 turns off. The voltage rises on all three MOSFETs Q1, Q2 and Q4 simultaneously. As with the embodiment illustrated in FIG. 6 the turn off time of MOS-FETs Q1, Q2 and Q4 does not depend on load current according to this embodiment, meaning that there may still be a slight dependence of the turn off time on load current e.g. like for a single MOSFET. Also, the circuit topology does not result in any additional dependency of turn off time on load current.

During turn off and because of component tolerances, one of the power transistors included in a cascode switch can achieve maximum voltage before the other one(s). This transistor enters avalanche mode until the other power transistor turns off. The duration of avalanche is very small e.g. less than 20 ns, and avalanche energy dissipated on the power transistor is typically well below the avalanche energy of the transistor. However if the power transistor does not have avalanche capability, a voltage limiter can be introduced.

FIG. 8 illustrates an embodiment of a cascode switch 800 which is similar to the embodiment shown in FIG. 6, with the addition of voltage limiter circuitry. According to one embodiment, a first voltage limiter includes rectifier diode D6 and TVS diode D1 connected in parallel with MOSFET Q1. A second voltage limiter includes rectifier diode D7 and TVS diode D8 connected in parallel with MOSFET Q2. TVS diodes D1 and D8 function as high voltage Zener diodes to

protect MOSFET Q1 and Q2, respectively. The first and second voltage limiters protect MOSFETs Q1 and Q2 by preventing or at least minimizing avalanche conditions. According to another embodiment, rectifier diode D5 is provided instead of diodes D6, D1, D7 and D8. Rectifier diode D5 has a cathode coupled to the load source V2 and an anode coupled to the source of low-side MOSFET Q1, and protects Q1 from avalanche conditions. In this case, the low-side MOSFET Q1 sustains the input voltage and the high-side MOSFET Q2 sustains the transformer reflected voltage and spikes caused by leakage inductance.

Further enhancements can be made to the cascode switches previously described herein. For example, lossless switching may be provided by ensuring the transformer reflected voltage is equal to the load input voltage and the cascode switch 15 is turned on when the voltage equals or is close to zero.

FIG. 9 illustrates an embodiment of a cascode switch 900 which is similar to the embodiment shown in FIG. 6. Compared to FIG. 6, the cascode switch 900 shown in FIG. 9 has an additional capacitor C1 coupled in parallel with the series 20 connected power MOSFETs Q1 and Q2 and a resistor R4 which couples pulse voltage source V1 to the anode of rectifier diode D4. Resistor R4 enables asymmetric switching of the cascode switch 900 i.e. different turn on and off periods. When MOSFETs Q1 and Q2 turn off, current moves from 25 MOSFETs Q1 and Q2 to capacitor C1. The load current charges capacitor C1, and there are no losses on the cascode switch 900 because capacitor C1 is charged by the load current until the voltage reaches a certain value, when secondary diode D3 begins to conduct. When all energy from the transformer (P1/S1) is released to the secondary winding S1, diode D3 stops conducting and begins to oscillate between the switch capacitance (MOSFETs+C1) and the transformer inductance. When the voltage on the cascode switch 900 reaches zero, the switch 900 turns on and the turn off energy 35 stored in capacitor C1 discharges to the load input source V2.

FIG. 10 illustrates an embodiment of a half bridge fly back circuit which is similar to the embodiment shown in FIG. 3, however diode D5 is connected between the gate of the high-side switch Q2 and the terminal of the primary winding P1 40 connected to the input source V2. According to this embodiment, diode D5 forms a current circulation loop with the primary winding P1 and the high-side switch Q2 during switching off of the high-side switch Q2.

In more detail, the high-side switch Q2 has a source, a gate 45 connected to pulsed drive source V1 through resistor R2 and diode D4, and a drain connected to a second terminal of the primary winding P1. The low-side switch Q1 has a source connected to ground, a gate connected to pulsed drive source V1 through resistor R1 and a drain connected to the source of the high-side switch Q2. The anode of diode D5 is connected to the gate of the high-side switch Q2 and the cathode of diode D5 is connected to the input terminal of the primary winding D1

Diode D5, the primary winding P1 and the high-side switch SQ2 form a current loop when the low-side switch Q1 is turned off and the high-side switch Q2 is in the process of turning off. The current circulated in this loop is transferred to the secondary winding S1 of the transformer after the high-side switch Q2 is switched off, conserving energy and increasing efficiency of the circuit. To this end, the anode of diode D3 is connected to a terminal of the secondary winding S1 and the cathode of diode D3 is connected to the load. The load is represented by voltage V3 in FIG. 10. Diode D5 transfers current from the loop to the secondary winding S1 via the 65 magnetic field in the transformer when the primary winding P1 is disconnected after the high-side switch is turned off and

8

diode D3 is forward biased. Diode D3 becomes forward biased when the high-side switch Q2 turns off. The high-side switch Q2 turns off and diode D3 becomes forward biases when current flowing in the loop discharges the gate-to-source capacitance (C_{GS}) of the high-side switch Q2.

Current in the loop formed by diode D5, the primary winding P1 and the high-side switch Q2 goes through the gate-tosource capacitance C_{GS} of the high-side switch Q2. The current loop is formed when diode D5 is forward biased and the high-side switch Q2 is turning off. Diode D5 forward biases when the drain-to-source voltage (V_{DS}) of the high-side switch Q2 rises above a voltage level at the half bridge input (V2). The drain-to-source voltage V_{DS} of the high-side switch Q2 rises above the voltage level at the input a period of time after the low-side switch Q1 begins to turn off. Low-side switch Q1 begins to turn off when pulsed source V1 deactivates. This in turn causes the drain-to-source voltage V_{DS} of the low-side switch Q1 to begin rising. When Vds of the low-side switch Q1 reaches the input voltage V2, diode D5 begins to conduct and load current shifts from the low-side switch Q1 to diode D5. Energy is preserved in the current loop formed by diode D5, the primary winding P1 and the highside switch Q2 when diode D5 is conducting and C_{GS} of the high-side switch Q2 is discharging.

Voltage limiter diode D2 maintains the current loop after C_{GS} of the high-side switch Q2 is fully discharged and Q2 turns off. Turn off of the high-side switch Q2 depends on the load current according to this embodiment. When the gate-to-source voltage (V_{GS}) of the high-side switch Q2 reaches the forward voltage of voltage limiter diode D2, current shifts from Cgs of the high-side switch Q2 to diode D2. Current flows through voltage limiter diode D2 until the high-side switch Q2 completely turns off. When high-side switch Q2 turns off, the drain-to-source voltage (V_{DS}) of Q2 rises until the voltage on the secondary winding S1 becomes equal to V3 and diode D3 begins to conduct, transferring energy from the primary side of the transformer to the secondary side.

FIG. 11 illustrates an embodiment of a half bridge fly back circuit which is similar to the embodiment shown in FIG. 10, however the gate of the high-side switch Q2 and the gate of the low-side switch Q1 are connected to different drive sources. In the embodiment shown in FIG. 10, both switch gates are connected to the same pulsed voltage drive source V1. Particularly, the high-side switch Q2 is connected to the pulsed voltage drive source V1 through resistor R2 and diode D4 and the low-side switch Q1 is connected to the pulsed voltage drive source V1 through resistor R1. This way, the gates of both switches Q1, Q2 are externally accessible through the same pin i.e. the pin provided for the pulsed voltage drive source V1.

In contrast, FIG. 11 shows the gate of the high-side switch Q2 and the gate of the low-side switch Q1 connected to different drive sources. Particularly, the gate of the high-side switch Q2 is connected to a DC voltage drive source V4 through resistor R2 and diode D4. The DC voltage drive source V4 can be an internal $V_{\it CC}$ supply for the circuit, and therefore the gate of the high-side switch Q2 is not externally accessible. The gate of the low-side switch is connected to the pulsed voltage drive source V1 through resistor R1. The pulsed voltage source V1 is an external source for which a pin is provided, and therefore the gate of the low-side switch Q1 is externally accessible through this pin. For example, the low-side switch Q1 may be fabricated on a separate semiconductor die than the high-side switch Q2. In this case, the gate of the low-side switch Q1 is externally accessible via the pin used for the pulsed voltage drive source input. The gate of the high-side switch Q2 is powered by an internal DC supply

voltage V4 according to this embodiment, and therefore not externally accessible via a pin.

FIG. 12 illustrates an embodiment of a half bridge forward converter circuit. The half bridge forward converter passes energy directly to the output of the forward converter by transformer action during the switch conduction phase. During turn on of the half bridge switch i.e. Q1 and Q2 are conducting, there are two parallel processes. In one process, diode D7 is directly biased (conducting) and current goes from input voltage source V2 through the transformer (primary P1 and secondary S2 are active) and inductor L1 to the load which is represented by the parallel combination of resistor R3 and capacitor C1. In the second process, the primary side of the transformer is exposed to the input voltage source V2. During the turn on period, magnetizing current 15 rises from zero to a value Im.

During turn off when Q1 and Q2 turn off, the following processes occur. The pulse source output goes to zero, causing the low-side switch Q1 to turn off. This in turn causes the achieves a particular level of the input voltage input, current divides into two parts: a load current path (going through L1) and a magnetizing current path (going through D5).

In the load current path, diode D7 becomes reverse biased and eventually turns off. This in turn causes diode D6 to begin 25 conducting and continues to carry inductor L1 current. In the magnetizing current path, diode D5 begins to conduct and magnetizing current discharges the gate-to-source capacitance (C_{GS}) of the high-side switch Q2, turning off Q2. When the high-side switch Q2 is off, voltage rises to the level of 30 input voltage V2 (e.g. if the number of turns for P1 and S1 are the same, or V2*Ns1/Np1), then diode D3 begins to conduct returning magnetizing current back to the input voltage source V2.

FIG. 13 illustrates an embodiment of a half bridge forward 35 converter circuit which is similar to the embodiment shown in FIG. 12, however the gate of the high-side switch Q2 and the gate of the low-side switch Q1 are connected to different drive sources V4, V1 as previously described herein e.g. with reference to FIG. 11.

Terms such as "first", "second", and the like, are used to describe various elements, regions, sections, etc. and are not intended to be limiting. Like terms refer to like elements throughout the description.

As used herein, the terms "having", "containing", "includ- 45 ing", "comprising" and the like are open ended terms that indicate the presence of stated elements or features, but do not preclude additional elements or features. The articles "a", "an" and "the" are intended to include the plural as well as the singular, unless the context clearly indicates otherwise.

It is to be understood that the features of the various embodiments described herein may be combined with each other, unless specifically noted otherwise.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary 55 skill in the art that a variety of alternate and/or equivalent implementations may be substituted for the specific embodiments shown and described without departing from the scope of the present invention. This application is intended to cover any adaptations or variations of the specific embodiments 60 discussed herein. Therefore, it is intended that this invention be limited only by the claims and the equivalents thereof.

What is claimed is:

1. A circuit, comprising:

a transformer having a first winding and a second winding; an input connected to a first terminal of the first winding;

10

- a first power transistor having a source, a gate connected to a DC source, and a drain connected to a second terminal of the first winding; and
- a second power transistor having a source connected to ground, a gate connected to a pulsed voltage drive source, and a drain connected to the source of the first power transistor.
- wherein the first power transistor actively turns off independent of load current.
- 2. The circuit of claim 1, wherein a current loop including the first winding and the first power transistor forms when the second power transistor is turned off and the first power transistor is turning off.
- 3. The circuit of claim 2, wherein current transfers from the loop to the second winding via a magnetic field in the transformer when the first winding is disconnected after the first power transistor is turned off.
- 4. The circuit of claim 3, wherein the first power transistor drain-to-source voltage (V_{DS}) of Q1 to rise. When V_{DS} of Q1 $\,\,_{20}$ turns off responsive to the current flowing in the loop discharging a gate-to-source capacitance of the first power transistor.
 - **5**. A method of switching a load, comprising:
 - driving an input connected to a first terminal of a first winding of a transformer, the transformer having a second winding connected to the load;
 - connecting a drain of a first power transistor to a second terminal of the first winding, the first power transistor also having a source and a gate;
 - connecting a drain of a second power transistor to the source of the first power transistor, the second power transistor also having a source connected to ground and a gate;
 - connecting the gate of the first power transistor to a DC source and the gate of the second power transistor to a pulsed voltage drive source; and
 - circulating current in a loop including by the first winding and the first power transistor when the second power transistor is turned off and the first power transistor is turning off.
 - **6**. The method of claim **5**, further comprising transferring current from the loop to the second winding via a magnetic field in the transformer when the first winding is disconnected after the first power transistor is turned off.
 - 7. The method of claim 6, further comprising turning off the first power transistor responsive to a gate-to-source capacitance of the first power transistor being discharged by the current flowing in the loop.
 - 8. The method of claim 5, further comprising maintaining 50 the current loop responsive to a gate-to-source capacitance of the first power transistor discharging.
 - 9. A circuit, comprising:
 - a transformer having a first winding and a second winding; an input connected to a first terminal of the first winding;
 - a first power transistor having a source, a gate connected to a DC voltage drive source, and a drain connected to a second terminal of the first winding;
 - a second power transistor having a source connected to ground, a gate connected to a pulsed voltage drive source, and a drain connected to the source of the first power transistor; and
 - a loop configured to circulate current with the first winding and the first power transistor during turning off of the first power transistor, and transfer the current to the second winding via a magnetic field in the transformer when the first winding is disconnected after the first power transistor is turned off.

10. The circuit of claim 9, wherein current is transferred from the loop to the second winding via the magnetic field in the transformer when the first winding is disconnected after the first power transistor is turned off.

11. The circuit of claim 10, wherein the first power transistor is operable to turn off responsive to the current flowing in the loop discharging a gate-to-source capacitance of the first power transistor.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO. : 9,281,813 B2 Page 1 of 1

APPLICATION NO. : 14/150081

DATED : March 8, 2016

INVENTOR(S) : M. Ivankovic

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Title page item (73), Assignee, please change "Infineon Technologies AG, Neubiberg (DE)" to -- Infineon Technologies Austria AG, Villach (AT) --

Signed and Sealed this Eighth Day of November, 2016

Michelle K. Lee

Michelle K. Lee

Director of the United States Patent and Trademark Office